Abstract-In this paper, novel small-signal averaged models for dc-dc converters operating at variable switching frequency are derived. This is achieved by separately considering the on-time and the off-time of the switching period. The derivation is shown in detail for a synchronous buck converter and the model for a boost converter is also presented. The model for the buck converter is then used for the design of two digital feedback controllers, which exploit the additional insight in the converter dynamics. First, a digital multiloop PID controller is implemented, where the design is based on loop-shaping of the proposed frequency-domain transfer functions. And second, the design and the implementation of a digital LQG state-feedback controller, based on the proposed time-domain state-space model, is presented for the same converter topology. Experimental results are given for the digital multiloop PID controller integrated on an application-specified integrated circuit in a 0.13 μm CMOS technology, as well as for the statefeedback controller implemented on an FPGA. Tight output voltage regulation and an excellent dynamic performance is achieved, as the dynamics of the converter under variable frequency operation are considered during the design of both implementations.
I. INTRODUCTION

I
N THE control of dc-dc converters, two control objectives are apparent: performance and efficiency. On the one hand, the research focus in the community has been put on the optimization of the conversion efficiency. For instance, the switching frequency can be reduced at low loads [1] , or the control scheme could be switched between a constant on-time and a constant off-time control scheme depending on the load conditions [2] . On the other hand, a strong interest can be found in the optimization of the dynamic performance. As dc-dc converters are inherently variable structure systems, a control law based on the sliding mode theory appears to be an appealing choice [3] , [4] . One of the most attractive properties of sliding-mode control (SMC) lies in the fact that it is based on a large-signal repre- sentation of the circuit, it has a simple design procedure, and it is robust in parameter variations [3] , [5] . Following the trend of digital realizations, some of the strong points for SMC are weakened. With the limited resolution and bandwidth of digital implementations, the design of digital SMC systems with comparable performance as their analog counterparts is still an open research question [6] . Likewise, time-optimal control (TOC) has been introduced as the solution to achieve optimal transient behavior [7] , [8] .
In such a setup, typically, a nonlinear interrupt-based logic is added in parallel to a linear feedback loop [8] enforcing optimal responses when transient events are detected. The aforementioned strategies clearly lead the way toward optimal output voltage regulation. Up to now, SMC has shown to be most effective in high-bandwidth analog implementations [6] . For TOC, the interrupt-based add-ons imply the risk of instability due to, for instance, constantly changing load currents, as expected for supplies of microcontrollers and CPUs [9] .
When a variation of the switching period is tolerable during converter operation, this additional degree of freedom offers the opportunity of tight (near optimum) voltage regulation. Nevertheless, to fully exploit the switching period modulation in terms of dynamic transient performance and to ensure stability in all conditions, accurate models, which cover the dynamics of the power conversion system under variable frequency operation, are needed. In contrast to the commonly-used approach of statespace averaging (SSA) [10] , [11] , a generalized SSA approach has been developed in [12] , applied to boost converters in [13] and to buck converters in [14] . A frequency-selective averaging is applied such that the switching frequency appears in the dynamic system model. The derivations give an accurate model of the converter dynamics also for situations when the traditional small-ripple conditions are not satisfied, but yield a nonlinear time-varying system formulation. As classical [15] , [16] as well as modern [17] control theories largely depend on a linearized representation of the system under exam, the resulting model is of limited interest for the targeted design objective.
In this paper, an alternative formulation of the SSA model is presented, which yields a linearized small-signal representation of the power conversion circuit, where the on-time, as well as the off-time of the pulse-width modulation (PWM) signal are treated as distinct control inputs. In this manner, one can study the dynamics under variable switching frequency operation. The correctness of the enhanced converter representation is proven by comparing simulation results to measured responses.
Two independent control systems have been designed and implemented to demonstrate the effectiveness of the proposed models. The first architecture is a digital multiloop proportionalintegral-derivative (PID) controller, based on loop-shaping of frequency-domain transfer functions (TFs). Both the on-time and the off-time are modulated by the controller, yielding a variable frequency operation. A similar multiloop PID controller has been proposed by the authors in [18] and experimental results have been presented in [19] , where in the previous publications, the switching period has been directly introduced as an additional control input. In the current study, a more flexible and generalized approach is presented, with the on-time and the off-time of the switching period as control inputs. Thus, responses to a constant on-time, a constant off-time, as well as a varying on-time and off-time can be studied. Additionally, a second architecture which was not presented previously, namely a state-feedback controller based on a linear quadratic Gaussian regulator (LQG) design, is proposed. In contrast to recent implementations [20] , [21] , a digital linear quadratic regulator (LQR), including a Kalman state estimation, is implemented. Again, both the on-time and the off-time are modulated. The implementations have the goal, as dictated by the time optimal approaches, to boost the response during transient events. In contrast to approaches presented on TOC in the literature [7] , [8] , [22] , in the proposed architectures, no switch between different controllers (e.g., only active in steady state or during transients) is implemented. The dominant control is always active, and transient responses are boosted by altering the fundamental switching frequency of the converter. Thus, no additional transients or risks of instability due to such abrupt switches between different control strategies are present. To demonstrate the accuracy of the models, a buck converter for point-of-load (PoL) applications has been implemented. In such a converter, the parasitic equivalent series inductance (ESL) of the output capacitor plays a significant role and can not be neglected in the averaged model [23] . We account for this fact in the presented converter models.
This paper is organized as follows: in Section II the innovative small-signal models for dc-dc converters will be derived and subsequently applied to a synchronous buck and a boost converter in Section III. The derived system representation for the PoL buck converter is then used for the design of the control structures; the multiloop PID-based approach is described in Section IV and the state-feedback-based approach in Section V. In Section VI, the experimental results will be presented and the paper concludes with Section VII.
Notation: Bold face variables (a, b, A, B, . . .) indicate vectors or matrices of a specified dimension. Capital letters denote large-signal quantities, a hat· above a symbol designates smallsignal quantities and lower case letters indicate time-varying quantities. We further use R to denote the set of real numbers, C to denote the set of complex numbers, I to denote the identity matrix and (·)
T to denote transposition. To distinguish between discrete-time (DT) signals sampled at different rates, subscripts are introduced. The subscripts n and m indicate the corresponding sampling frequency f adc and f sw respectively. The sample and hold structure is schematically shown for the output voltage error signal e in Fig. 1 . 
II. CONVERTER MODELING
A. State-Space Averaging for Modeling Variable Frequency Dynamics
In this section, a small-signal averaged and linearized model will be derived, in which the on-timet on and the off-timet off of the PWM signal driving the power stage of the dc-dc converter appear as additional inputs to the system. This is in contrast to the conventional SSA model, where the small-signal duty cyclê d is the only control variable. The on-time is defined as the time period during which the binary PWM signal is "H", and the off-time is defined as the period of time during which the PWM signal is "L". Accordingly, for a synchronous buck converter (c.f. Fig. 2 ) in continuous conduction mode (CCM), during the on-time the high-side switch S 1 is conducting and the low-side switch S 2 is open. Whereas during the off-time, the high-side switch S 1 is open and the low-side switch S 2 is conducting. Similar considerations are valid for a boost converter. The relation between duty cycle, on-time, off-time, and switching period in equilibrium is given by
Thus, a variation of the duty cycle corresponds to a variation of the on-time of the switching cycle, when the switching period T sw is assumed to be constant:
. When, additionally, a variation of the switching period T sw is allowed, the following equation is readily obtained:
As a consequence, 2-DOF are introduced, the on-time t on and the off-time t off , respectively. The state-space models, as considered in this study, are defined as dx(t) dt = Ax(t) + Bu(t) (4)
where x ∈ R n×1 , u ∈ R m ×1 , and y ∈ R p×1 define the states, inputs and outputs of the system, whereas A ∈ R n×n , B ∈ R n×m , C ∈ R p×n , D ∈ R p×m represent the dynamic, input, output, and direct-transmission matrices, respectively, such that n, m, and p give the number of states, inputs, and outputs, respectively, of the linear time-invariant system representation. A set of matrices (A i , B i , C i , D i ) describing the system for each switch configuration of the dc-dc converter can now be found, such that i = 1 for the configuration during the on-time, whereas i = 2 during the off-time. In contrast to [18] and [19] , where (2) has been used as the starting point, here, (3) is substituted in the derivation of the averaged model, such that a more generalized model is acquired. The state-space equations representing the averaged system are then given by
Considering small perturbations around the equilibrium point, the states x, input signals u, and the control variables t on and t off are given by
Accordingly, the state equation is given by
and the output equation is
Collecting the direct-current (dc) terms and substituting (1) yields the dc equations
where the averaged matrices are given by
The equilibrium dc components are X, U, Y and D, the equilibrium dc state, input and output vector, and the duty cycle, respectively. The equilibrium state and output vector can be found by solving (10) for X and (11) 
Furthermore, the equilibrium on-time and off-time are given by
Collecting the alternating-current (AC) components and linearizing the model by neglecting second-order terms, yields the state-space model
The column vectors
, relating the new inputst on andt off to the states and outputs, respectively, are found by linearizing (8) and (9), collecting the alternating-current (ac) terms and reordering the equations as in (17) and (18) 
and
The resulting input and direct-transmission matrices are given by
Accordingly, the state and output equation of the small-signal ac model follow as:
The quantitiesx(t),ŷ(t),û(t),t on (t) andt off (t) are the small ac variations around the equilibrium (steady-state) solution, which is given by (13) , (14) as well as by (15) and (16) . The derived model treats the on-time and the off-time of the switching period separately. It can be considered as an enhancement of the conventional SSA model, and it will be denoted in the following as enhanced state-space averaged (ESSA) model.
B. Considerations on the Proposed Models
In the derived formulation, the input matrix is B ∈ R n×(m+2) , when the state-space formulation for each subinterval i of the converter has an input matrix of size B i ∈ R n×m . By splitting the switching period of the PWM signal into the on-time and the off-time of the period, the input vector size is m + 2, compared to m + 1 in case of the traditional SSA approach (where solely the duty cycle is added as control input). Nevertheless, the input components (t on and t off ) do not independently affect the state vector. This is intuitively clear and reflected in the resulting models, as
i.e., B does not have full rank. This needs to be considered during the control system design and will be addressed in the next section, Section III-D. Furthermore, the proposed models do not include the delay introduced by the pulse width modulation. Specific to the implemented pulse-width modulation scheme, the corresponding delay models need to be additionally considered. For instance, for a continuous-time pulse-width modulation scheme, the delay on the on-time and on the off-time would be given as e sT o n /2 and e sT o ff /2 , respectively [24] . For a discrete-time or digital pulsewidth modulation scheme, denoted here as digital pulse-width modulation (DPWM), the delays would be modeled as e
and e −sT o ff /2 , for the on-time and off-time, respectively, when a zero-order hold is used at the starting point of every switching cycle [25] . The specific delay models of the proposed DPWM scheme will be presented in Section III-F, when the DPWM architecture is discussed in detail.
III. APPLICATION OF THE ENHANCED SSA TO DC-DC CONVERTERS
The presented modeling approach can be applied to various dc-dc converter topologies (e.g., buck, boost, buck-boost, Cuk, . . .) by deriving the system matrices for the subintervals and solving (12) together with (19) to (22) and using the dc equations as given by (13) and (14) .
The derivation of the proposed model will be given in detail for a synchronous buck converter for PoL applications in the next paragraph and the results, also for a boost converter, are summarized in Table I . In the table, (28) shows the conventional SSA model for a synchronous buck converter, whereas in (29) and (30), the proposed ESSA model has been applied to a buck converter without and with the ESL of the output capacitor, respectively. Note that in (29) the load current has been modeled as an explicit input to the system, whereas in (30), a resistive load R has been included in the model in order to get a compact formulation. Finally, the averaged model for a boost converter is presented in (31) .
A. ESSA Model for a Synchronous Buck Converter
The derivation of the ESSA model is based on the large-signal model representation for the individual switch configurations. For a synchronous buck converter operated in CCM, taking the parasitic ESL of the output capacitor into account, as shown in Fig. 2 , it is straightforward to find the system matrices for the subintervals.
When the high-side switch S 1 is ON and the low-side switch S 2 is OFF, the system is given by
where the state vector
T consists of the voltage over the output capacitor, the current through the output inductor, as well as the current through the output capacitor, and the input and output to and from the system is u = v i and y = v o , respectively. Note that the current of the output capacitor is a state of the system representation, because the ESL of the capacitor is considered in the model. Therefore, n = 3, m = 1, and p = 1. The notation of the components is as shown in Fig. 2 , and R on models the on-resistance of the power MOSFET, which is assumed to be equal for all switches. When the high-side switch is open and the low-side switch is closed, again the same dynamic system as reported in (32) to (35) is obtained, but with the input voltage v i disconnected
According to (13) and (14), the dc equations compute to
Solving (19) to (22) gives the weights for the considered inputs as
The novel ESSA system model is summarized in (30) . The corresponding input-to-output relation of this model is then given
with the transfer matrix given as
D is defined as in (1). The TF relating the off-timet off to the output voltagev o is of particular interest for subsequent control tasks, as it describes the dynamic response to a step in the switching period.
B. Simulation-Based Validation of the Control-to-Output Frequency Responses
The actuating signals for the subsequent controller designs aret on andt off . The transfer matrix in (44) describes the smallsignal responses of the output voltagev o to changes in these actuating signals. A simulation-based validation has been conducted to evaluate the accuracy of the analytically-derived TFs. This is done by measuring the frequency responses of an openloop buck converter circuit. The circuit is driven by a DPWM to which the on-time and the off-time of the period can be separately given. The system is implemented in the commercial circuit simulator SimPowerSystems, which is available as a Toolbox for the MATLAB R scientific computation software. In Fig. 3 , the measured responses are compared to the ones computed in (43) and (44). In Fig. 3(a) , the frequency response of the TF from the on-timet on to the output voltagev o , G s,t o n (s)| s=j w with G s,t o n (s) := G s [2] is compared, whereas in Fig. 3(b) , the frequency response of the TF from the off-timet off to the output
shall address the ith column of G s (s). The delay of the DT pulse width modulator is modeled as given in Section II-B. The analytically derived models accurately predict the responses obtained by the circuit simulator.
C. Discrete-Time Representation of the Continuous-Time Models
The continuous-time (CT) system descriptions, as presented in Table I , can be translated to DT using a sample-and-hold structure with the appropriate update rate, i.e., with a frequency f s = 1/T s , such that the transition matrix Φ and the input matrix H are given by [16] 
In the subsequent control tasks, the DT system representations will be considered for the plant models.
D. Multiinput Control System Design
The implemented control system will have two control inputs, namely the on-time and the off-time of the DPWM signal driving the power switches. Nevertheless, as motivated in Section II-B, the derived models do not have two independent control inputs. Thus, care must be taken during the controller design procedure.
For the PID-based approach, the feedback loops will be tuned separately by using the control-to-output TFs as given in (43). For the state-feedback regulator design, various approaches could be followed: 1) independent design of the feedback structures, by either settingt on = 0 ort off = 0, during the design of one or the other feedback; 2) sequential design of the feedback structures, such that one feedback loop is closed before the second one is designed. A state estimation is furthermore required for the LQR, as the system states are not directly measurable. For this estimator, the knowledge of both control quantities (t on and t off ) is of course beneficial for an accurate estimate of the averaged system states.
E. Analog-to-Digital Conversion
A window flash-conversion topology (similar to [26] ) has been implemented in a 0.13 μm CMOS technology. The quantization step is V q = 15 mV and the resolution is 4 bits. The analog-to-digital converter (ADC) has been designed with a sampling frequency f adc = Nf sw ,nom , where N is the oversampling factor. Note that when the switching period is extended (e.g., due to a load current drop), more than N samples are taken within a single switching period. For the implementations at hand, an oversampling factor N = 8 has been chosen, resulting in f adc = Nf sw ,nom ≈ 6. Due to the ESL of the output capacitor, in combination with short on-phases and large current magnitudes, a significant spike-like ripple appears in the output voltage, at the transitions between the on-phases and the off-phases. For that reason, a first-order low-pass filter (LPF) has been integrated at the input stage of the ADC. The cut-off frequency of the low-pass has been tuned to f lp = 3 MHz, to ensure a proper sampling process and to allow a fast reaction to transient events (e.g., a drop in the output voltage).
F. Digital Pulse Width Modulation
The DPWM block, which is common for both presented control structures, combines the on-time t on,m and the off-times t off ,n of each period, in order to generate the periodic switching function u d (t), which is then passed to the output stage of the converter. The on-time is updated once per switching period, whereas the off-time is updated at the rate of the ADC. The principle of operation is reported in Fig. 4 . In the upper part of figure, the internal DPWM counter value is shown. The counter is updated at the highest rate in the system, the digital core's fundamental frequency f d = 208 MHz. At the beginning of each switching period, the switching signal u d is set to logic "H", as indicated in the lower part of the figure. As soon as the computed on-time value matches the DPWM counter value (compared at the high rate of the digital core logic), the output signal is set to logic "L". Note that the end of period threshold t sw,m is not fixed at this point in time. At each sample point of the ADC, a new output voltage error value is received and the control logic for the off-time control is updated. Hence, a new optimal turn-off event for the current period is computed. The intermediate off-times of period m, t off ,3 to t off ,9 , which are used to determine the end of period threshold, are reported in the figure for the current switching period. Within the constraints of the minimum and maximum periods, set to 4 and 16 ADC samples, respectively, the off-time control can update the turn-off event. As indicated in the figure, t sw,m is computed by combining the selected on-time t on,m and the intermediate offtime values t off ,n . For the example presented in the figure, after the 6th ADC sample, the off-time stays at a constant level. This finally results in a period with a length of nine ADC samples. As soon as the DPWM counter reaches the turn-off threshold t sw,m , the period is fixed and the counter value, as well as the output signal, are reset. Note the small computational delay of two cycles before the next period starts, which arises from the fact that the latest sample (sample 9 in the example), is still evaluated before the new period is started.
1) Duty Cycle Resolution:
The duty cycle resolution for the presented counter-based DPWM varies for the presented system parameters, with a digital core frequency of f d = 208 MHz, from 1.9‰ to 7.6‰ for a minimum and maximum switching frequency of f sw ,min = 400 kHz and f sw ,max = 1.6 MHz [27] . For a nominal switching period of f sw ,nom = 780 kHz, the resolution is 3.75‰, which corresponds to a output voltage resolution of 45 mV at a nominal input voltage of 12 V. In [27] , Li et. al. showed that with a combined regulation of the on-time and the off-time, an increased duty cycle resolution and consequently an increased output voltage resolution can be achieved. The presented control structures offer the possibility to alter the on-time and the off-time in steps of the DPWM counter, thus such a strategy could be implemented. Nevertheless, as the goal of this study is to boost the converter responses by altering the switching period during transient events, a degradation of the duty cycle resolution is acceptable during such a transient. Consequently, in favor of an efficient implementation, a relaxed computation schedule and a simplified synchronization mechanism within one period, coarse steps have been chosen for the variation of the period. In fact, the ADC sampling time has been chosen as the time step to alter the off-time, as shown in Fig. 4 .
2) Limit Cycle Oscillations: In order to avoid limit cycle oscillations at the output voltage, the resolution of the DPWM needs to be greater than the one of the ADC [28] . For the presented scenario, the resolution of the ADC is V q = 15 mV, whereas the resolution of the DPWM is around 45 mV for the nominal switching period. For this setup, it could happen that no DPWM level maps to the ADC zero-error bin, thus, limit cycles could appear. In order to avoid such limit cycle oscillations, the zero-error bin of the ADC has been removed in the digital domain by adding half a least-significant bit (LSB) to the output of the ADC, as detailed in [26] .
3) Delay Model: The delay introduced by the discretetime DPWM block is not present in the models derived in Section II-A. For the implemented scheme presented previously, the delay for the on-time loop is given as e −sT o n /2 , as specified in Section II-B. For the specific implementation of the DPWM, in which the off-time is not fixed at the beginning of the period, but rather determined based on intermediate samples acquired at the rate of the ADC, f adc = 1/T adc , the delay of a change in the off-time to the output voltage is given by e s(T o ff /2−T a d c ) . Note that by design T off /2 > T adc , thus a phase lead is present 
IV. DIGITAL MULTILOOP PID CONTROL
Similar to [18] and [19] , a PID type control law has been implemented to demonstrate the effectiveness of the derived models. Industry-typical system parameters for PoL converters have been chosen for the hardware setup: input/output voltages of 12 V and 1 V, output inductance L, and capacitance C of 320 nH and 660 μF, respectively, and a switching frequency of 400 kHz ≤ f sw ≤ 1.6 MHz. The nominal switching frequency has been set to 780 kHz. The parasitics are assumed as follows: R L and R C equal to 1 mΩ, R on = 15 mΩ and L C = 1 nH. Due to the presence of L C , significant output voltage ripples are expected with a magnitude of ≈ 40 mV. The gain of the ADC, as well as the time resolution of the actuating signals (on-time and off-time) have to be considered for the implementation. During the design procedure for the multiloop PID controller, as well as for the derivation of the state-feedback controller, these gains have been assumed to be 1, without loss of generality.
A. On-time Control Design
The design is based on the open-loop TF of the plant model, as derived in (44) in Section III-A. The implemented control structure is presented in a high-level view in Fig. 6 . As indicated in the figure, the digital output voltage error signal e n , which is the output of the ADC, is fed to a digital averaging and downsampling filter. Several reasons require this filtering step: first, it ensures that an accurate dc value of the output voltage error signal is processed by subsequent blocks. Second, the reduction of the sampling rate relaxes the speed constraints on subsequent digital logic elements. The control input at the low rate e m computes as
where N is the number of samples considered for the averaging process, and V ref is the target dc voltage. With a PID control law C z,ton (z), the on-time t on,m of the pulse-width modulated signal for the next switching cycle can be computed, based on the aggregated information from the running period e m . The digital controller design is carried-out in q-domain, where mainly the same design procedure can be applied as in s-domain and furthermore the sampling process is considered. The discrete-time TF can be transformed to qdomain by applying the bilinear transformation [15] , [16] 
q/(2π f lp )+1 models the firstorder analog low-pass filter, as specified in Section III-E, and ω ≈ Ω [15] . The corresponding frequency response, G q,sys,ton (q)| q =j Ω is shown in Fig. 7 . The design specifications are the following: the on-time control loop is dominant during the steady-state operation, thus it should remove any steady-state error (by including integral action), and should furthermore appropriately react to smaller transients as well as to continuously but slowly changing system conditions. Consequently, the response of this controller can be designed conservatively. For the presented scenario, the bandwidth and the phase margin have been tuned to 50 kHz and 55
• , respectively. This corresponds to a bandwith of Ω c,ton = 3.15 × 10 5 rad s −1 . This is done by shaping the open-loop TF G q,sys,ton (q) to fulfill these requirements. The frequency response of the controller TF to achieve this goal is plotted in Fig. 7 as C q,ton (q)| q =j Ω . The closed-loop TF is given by T q,ton (q) = G q , s y s , t o n (q )C q , t o n (q ) 1+G q , s y s , t o n (q )C q , t o n (q ) and its frequency response T q,ton (q)| q =j Ω is furthermore shown 
with a sampling frequency of f sw = 1/T sw = 780 kHz. Furthermore, as indicated in Fig. 6 , the output of the on-time control law, t on,m , is saturated before it is passed to the DPWM block. With a lower limit on the minimum on-time, a switching cycle is enforced for each period, even if the optimum control action would require to set a lower value. This keeps the switching period in the specified range. An upper limit is furthermore set in order to limit the maximum output voltage value, in case of unpredicted disturbances. For the hardware implementation, the lower and upper limit have been set to 2 % and 20 % of the nominal switching period, respectively. The same limits are applied to the actuating signal of the LQG controller. Additionally, the zero-error bin of the ADC is removed in the digital domain, see Section III-F for a detailed discussion.
B. Off-Time Control Design
Taking Fig. 6 as reference, the off-time control loop takes the error samples as delivered by the ADC, applies a nonlinear mapping and subsequently passes it to the off-time control law. By directly using the ADC samples, this regulation loop is able to react faster to transients in the output voltage, with the drawback that the unfiltered samples are passed to the controller. Thus, as indicated in the figure (c.f. Fig. 8 ), a dead zone has been introduced in the implementation such that the off-time control-loop reacts only when a certain threshold of the output voltage error is exceeded. This nonlinear mapping can further be used to boost the response of the off-time control loop in specified regions, by setting the slope in a selected input range to a value greater than 1 for the mapping of input samples to output samples. For the presented parameters, the dead zone has been set to ±2 ADC quantization levels, such that the output voltage ripple is mainly removed. A single slope has been defined for the mapping, which has been set to 2. The applied mapping is plotted in Fig. 8 . Furthermore, the output of the off-time controller is again saturated. This ensures that the switching period is changing in a predefined range. For the hardware implementations, the upper and lower limit have been set to 16 and 4 ADC samples. Hence, this corresponds to a minimum switching frequency of f sw ,min = 1/(16T adc ) = 400 kHz and a maximum switching frequency of f sw ,max = 1/(4T adc ) = 1.6 MHz. The gain, as well as the dead zone and the nonlinear mapping must be chosen corresponding to the specific system characteristics (i.e., the output voltage ripple amplitude, ADC resolution,. . .). The gain of the off-time control loop has been computed based on the open-loop TF • . Intuitively, this is justified by the fact that an increase in the off-time of the switching period (the input to the off-time plant TF G q,t o ff (q)) results in a decrease of the output voltage (the output of the off-time plant TF). Hence, in order to achieve an appropriate reaction of the controller (a positive input error signal should result in a negative reaction of the actuating signal and vice versa), the control law needs to account for this fact. Therefore, as shown as the dashed line in the phase plot of Fig. 9 , due to the negative gain of the controller, the phase is shifted by 180
• . A proportional gain has shown to for the control of the off-time. This corresponds to a bandwidth of Ω c,toff = 2.2 × 10 5 rads −1 . Due to the pure proportional gain, C z,toff (z) equals to C q,t o ff (q). The closedloop TF of the off-time control law, is given as T q,toff (q) = G q , s y s , t o f f (q )C q , t o ff (q ) 1+G q , s y s , t o f f (q )C q , t o ff (q ) , and its frequency response, T q,toff (q) | q =j Ω is furthermore plotted in Fig. 9 .
C. Stability Analysis
As detailed previously, the off-time control loop is altering the switching period based on the output voltage error. This inherently affects the bandwidth and gain margin of the on-time PID loop. For the given scenario, the bandwidth, due to the variation of the switching period, changes within 30 kHz ≤ 50 kHz ≤ 88 kHz for the switching frequency ranging from 400 kHz ≤ 780 kHz ≤ 1.6 MHz. Similarly, the phase margin changes from 49
• ≤ 55 • ≤ 60 • . Hence, system stability is guaranteed under all conditions.
The overall closed-loop sensitivity TF S q,sys (q) =
is furthermore reported in Fig. 10 . A reasonable damping of disturbances at frequencies up to the bandwidth of the on-time control-loop, which is the dominant one, is achieved by the control system.
D. Computation Schedule
The sampling process and computation schedule is schematically drawn in lower part of Fig. 4 . Within one period, N samples are processed by the controller at the rate of the ADC, f adc . At the same (high) rate, the decision on the length of the current period is taken based on the off-time control law. Furthermore, the averaged output voltage error (47) is updated in an iterative manner at this rate. When the last sample of the current period is received, the on-time for the next period can be computed, at the rate of the switching frequency f sw .
V. DIGITAL LQG STATE-FEEDBACK CONTROL
In contrast to the PID control law, which is based on the frequency domain TFs, in this section, the design and the implementation of a state-feedback control structure are presented. This will prove the applicability of the proposed modulation of the switching period and the independence of the method to a certain feedback structure.
For the switching frequency modulation, the proportional feedback gain, as derived in the previous section for the PID control law, is utilized. For the regulation of the on-time, a control law based on an LQR is derived for the synchronous buck converter, where perfect knowledge about the inherent system states is assumed. Additionally, all plant inputs, besides the actual control inputs (t on andt off ), are assumed to be zero for the design process. Integral action is further added in order to achieve a tight output voltage regulation. A Kalman state estimator is then designed to acquire the state information to be fed back via the LQR control gain. The control inputs (t on,m and t off ,m ), as well as the output voltage error e m are taken as inputs, and a state estimate is computed as output. Finally, a brief discussion about the computation schedule will conclude the section.
A. LQR Feedback Controller Design
As the plant dynamics, the averaged and linearized ESSA model (29) converted to DT domain (as presented in Section III-C) is assumed
where
, and D ∈ R 1×2 are the state transition, input, output, and direct-transmission matrices, respectively,
T are the DT equivalents of the plant states and inputs. As output of the system, the output voltage is considered y m = v o,m . Note that the second-order model for the buck converter, as reported in (29), is considered for this controller design, in order to reduce the implementation complexity. Furthermore, the measurement and process noise, w n and w d , respectively, are assumed to be uncorrelated zero-mean Gaussian stochastic processes with co-variance matrices V ∈ R 1×1 and W ∈ R 2×2 of w n and w d , respectively. The diagonal matrix G ∈ R 2×2 further weights the process noise.
The off-time feedback loop (t off = −k p e) is closed before the LQR design is carried out for the on-time. This corresponds to option two, as proposed in Section III-D. The plant dynamics with the off-time feedback closed is given by
where Φ c is used as the plant model for the subsequent LQR design and H = [H 1 , H 2 ] is the input matrix split in the vectors H 1 and H 2 , corresponding to the inputs t on,m and t off ,m , respectively. Next, an integrator state is added to remove the steady-state error. The state equation for the augmented DT plant equations reads
The optimal state feedback for the on-time control that brings the system to the zero state is found by minimizing the deterministic cost function
in which x aug,m ∈ R 3×1 is defined as previously. Q and R are positive definite symmetric matrices and the difference between Q and R impacts the resulting feedback gain [17] .The weighting matrices for the state vector as well as for the input, Q ∈ R
3×3
and R ∈ R 2×2 , as used for the given parameter set, have been simply specified as
The control law under assumption of perfect knowledge of the system states is given by The resulting gain vector K for the augmented plant is composed of
B. LQG Estimator Design
For the implementation, the converter output voltage v o is the only measured quantity available. Therefore, a state estimation is required to realize the state feedback control law. A Kalman filter structure computes based on the averaged output voltage measurement, the on-time and the off-time set in the previous cycle, together with the plant model, (54) and (55), a state estimate. 
wherex m can be seen as the corrected estimate, whereasx m can be seen as the predictive estimate. Furthermore, k ec ∈ R
2×1
is the steady-state Kalman gain of the estimator. Substituting (62) into (63) and considering the system at hand, yields for the current estimatē
(64) The matrices Φ e ∈ R 2×2 and H e ∈ R 2×2 are the transition matrix and the input matrix of the estimator model. It can be easily shown by investigating the predictive estimator equations (by substituting (63) into (62) and comparing the estimator gains) that the Kalman gain of the corrected estimate k ec can be computed from the gain of the corresponding predictive estimate k ep by
The co-variance matrix of the measurement noise has been found by extracting the statistical properties from numerous typical output voltage measurements (including the effects of the ADC), and the co-variance matrix of the process noise as well as its weighting matrix has been estimated by evaluating the fixed-point controller system (by means of computer simulations). Starting from these estimated values, the co-variance matrices have been fine-tuned in order to get the desired converter response [29] W = I, V = 1, G = 10
The corresponding ARE has again been solved for the steadystate estimator gain with the help of the MATLAB numeric computation software Kep = dlqe(PHI', G, C, W, V); Kec = PHI \Kep.
Thus, the implemented control law utilizing the estimated state vector and the integrator state is given by
For the modulation of the switching period, the same structure is used as for the PID control law. The high-level control structure, as implemented on the hardware, is depicted in Fig. 11 .
The saturation on the on-time t on,m , has been chosen as for the multiloop PID control. Furthermore, the block f sw control summarizes the off-time control loop of the multiloop PID control and has been designed as detailed in Section IV-B.
C. Computation Schedule
The targeted nominal converter switching frequency of 780 ± 400 kHz, with an ADC sampling frequency of 6.3 MHz and a digital core frequency of 104 MHz results in a quite challenging computation schedule, because only around 16 digital core's clock cycles are available in between the retrieval of two subsequent ADC samples. This is especially critical at the end of the switching period, when a new on-time needs to be computed, as for this update a new state estimate is needed. Splitting (64) in its components gives an insight on the scheduling of the individual computations necessary to update the state estimatē 
VI. EXPERIMENTAL VALIDATION
The laboratory setup for the digital control of a synchronous buck converter is as follows: for the driver and the power stage an existing integrated solution is utilized [30] along with an external LC filter. The application-specific integrated circuit (ASIC) implementation of the first controller system in a 0.13 μm CMOS technology consists of a 4 bit Flash conversion window ADC, together with an analog antialiasing filter, the digital PID controller, and the DPWM block [19] , [23] . The ADC architecture has been tailored to the requirements of power conversion systems, similar to [26] . For the digital state-feedback controller, the analog prefilter and the ADC have been reused from the ASIC implementation. The same driver and output stage have been used, as in the previous setup. The samples from the ADC are now passed to an external Altera Cyclone IV field-programmable gate array (FPGA) board, where the digital LQG control law, together with a DPWM block, is implemented. This additionally shows that even low cost and consumer-oriented FPGAs are feasible choices to implement powerful and at the same time flexible control structures [31] .
Industry-typical system parameters for PoL converters have been chosen for the demonstrators: input/output voltages of 12 V and 1 V, output inductance L and capacitance C of 320 nH ± 30 % and 660 μF ± 40 %, respectively, and a switching frequency of 400 kHz ≤ f sw ≤ 1.6 MHz. The nominal switching frequencies have been set to 780 kHz.
Three experiments will be presented to verify the proposed models and to evaluate the performance of the developed controller designs:
1) an open-loop step response to a sudden change in the converter switching frequency is presented and the simulated response is compared to a measured one; 2) load current transient responses of the multiloop PIDbased control system are compared to the responses of a single loop PID controller; 3) for the LQG, similar load current transients have been measured and the output voltage responses to a positive and a negative load current step are presented.
A. Open-Loop Dynamic Response to a Step in the Switching Period
The open-loop dynamic response of the ESSA model (30) to a sudden change in the switching period has been compared to one taken from the prototype implementation. The accurate matching of the simulation result and the measured response is reported in Fig. 12 . The on-time of the DPWM signal has been held constant, and a sudden step in the switching frequency from 676 to 761 kHz is applied at the time instant around 0.3 ms. In the figure, the gray waveform shows the simulated averaged small-signal response, whereas the solid black curve represents the measured large-signal waveform.
B. Multiloop PID Control: Measurement Results
In order to highlight the performance improvement gained by introducing the modulation of the switching period, the proposed control structure is compared to a single-loop controller which modulates the duty cycle only, by setting C z,toff (z) = 0. For both cases, the same PID control law C z,ton (z) is employed. In Fig. 13 , an oscilloscope screenshot of a load rise/drop of 15 A is reported.
For the sake of clarity, the collected output voltage waveforms have been redrawn in the upper diagram of Figs. 14 and 15, respectively, where the solid black waveforms represent the single-loop PID controller responses and the gray curves represent the responses of the proposed multiloop controller architecture. The bottom parts of Figs. 14 and 15 show the switching frequency. In case of a positive/negative load transient, the proposed controller reacts immediately by shortening/extending the switching period for a certain amount of periods (resulting in a higher/lower switching frequency). It can be observed in Fig. 14 , that the control structure is able to provide charge to the output capacitor much earlier than the single-loop solution, resulting in a smaller undershoot and a reduced settling time. As intended, the switching frequency is set to its predefined value in steady-state operation. For the reported load current step of 15 A, the proposed scheme achieves a significant dynamic performance improvement. Note that the improvement for a load drop, as shown in Fig. 15 , is limited, because the on-times of the switching periods are much shorter than the corresponding off-times, such that an extension of the period does not significantly improve the transient performance. This is especially the case for PoL applications, where the input voltage v i is typically much higher than the output voltage v o . Further note, that the substantial ripple, which can be observed in the output voltage 
C. LQG State-Feedback Control
Similarly, the same load scenarios have been applied to the LQG-based control system implemented on the FPGA. In Fig. 16 , an oscilloscope screenshot of the responses of the output voltage to a load current step of ±15 A is presented. The zoomed responses, with the output voltage waveforms in the upper part of the plots and the switching frequencies in the lower part of the plots, are reported in Figs. 17 and 18 , respectively. A tight voltage regulation can be achieved by modulating the switching period when necessary and keeping it constant during steady-state operation.
The proper reaction of the controller is ensured by mainly two facts: first, during the design of the on-time control law, the offtime feedback loop is already closed, such that it is considered during the computation of the optimum feedback gain. Second, the employed state estimator receives the off-time together with the on-time of each period as input, and is therefore able to compute an accurate estimate of the state dynamics.
A direct comparison of the two independent controller implementations is not presented in this study. One controller is implemented as a highly optimized ASIC design, whereas the other is realized as a proof-of-concept implementation on an consumer-oriented FPGA. Thus, not all design parameters (e.g., digital clock frequencies, switching frequencies,. . .) could be set at exactly the same values, which would be necessary for a fair comparison. Nevertheless, both implementations perform as predicted by the derived models.
VII. CONCLUSION
In this paper, an alternative and novel formulation of the linearized small-signal models for dc-dc converters has been presented. The derivation of the dynamic model has been shown in detail for a synchronous buck converter and the model has also been derived for a boost converter topology. The proposed modeling approach can be further applied to a wide range of dc-dc converters.
Two digital control systems, which exploit the additional insight in the dynamics of a converter under variable switching frequency operation, have been designed. A first multiloop PID-based approach has been presented, where the controller coefficients are derived by frequency-domain techniques. Independently, a second control structure has been designed, based on the time-domain state-space representation of the converter dynamics. In this case, a state-feedback structure, together with a Kalman state estimator, has been implemented.
Experimental results confirm the correctness and accuracy of the derived models by comparing a measured open-loop response of the output voltage to a simulated one. Furthermore, load current transients of significant magnitudes have been measured to evaluate the dynamic performance of the proposed control structures. Both implementations achieve a comparable, tight output voltage regulation. The experimental results further prove that the dynamic performance of dc-dc converters can be significantly boosted by modulating the switching period during transient events.
